12

Design of Psub-SMPD and DNW-SMPD fabricated in a standard 0.18-µm CMOS process

Year:
2017
Language:
english
File:
PDF, 1.76 MB
english, 2017